



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#8  
WM  
5/22/03

Docket No.: CYPR-CD00055

I hereby certify that this transmittal of the below described document is being deposited with the United States Postal Service in an envelope bearing First Class Postage and addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the below date of deposit.

Date of Deposit:	05/08/03	Name of Person Making the Deposit:	ANTHONY CHOU	Signature of the Person Making the Deposit:	<i>Anthony Chou</i>
------------------	----------	------------------------------------	--------------	---	---------------------

Inventor(s): James Daniel Merchant, Gordon Carsksdon, Brian P. Evans, Jeffrey Scott Hunt, Anup Nayak and Andrew Wright

Serial No.: 09/684,160

Group Art Unit: 2172

Filed: 10/04/00

Examiner: Hamilton, M. G.

Confirmation No:

Title: METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION BITS FROM A SCHEMATIC HIERARCHY

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

TRANSMITTAL OF FORMAL DRAWINGS

In response to Drawing Informalities

attached please find:

☒ (a) the formal drawings for this application  
Number of Sheets 16

X Each sheet of drawing indicates the identifying indicia suggested in § 1.84(c) on the reverse side of the drawing

☐ (b) a copy of the NOTICE OF INFORMAL DRAWINGS

Please direct all correspondence concerning the above-identified application to the following address:

**WAGNER, MURABITO & HAO LLP**  
Two North Market Street, Third Floor  
San Jose, California 95113  
(408) 938-9060

Respectfully submitted,

Date: 5/8/03

By: *Ronald M. Pomeranke*  
Ronald M. Pomeranke  
Reg. No. 43,009

RECEIVED  
MAY 13 2003  
Technology Center 2100

APPROVED O.G. FIG  
CLASS. SUBCLAS  
INVENTOR(S): James Daniel Merchant, Gordon Carskadon, Brian P. Evans, Jeffrey Scott Hunt, Anup  
Nayak, Andrew Wright  
USSN: 09/684,160 ATTORNEY DOCKET #: CYPR-CD00055

Q I P E  
MAY 08 2003  
PATENT & TRADEMARK OFFICE

TITLE: METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF  
CONFIGURATION BITS FROM A SCHEMATIC





FIGURE 1A



200

"libraryName1/Cellname1"				
id:	wordLine 220	bitLine 222	Logical Name 224	Instance Path 226
data:	w/<0>	b/<0>	mc<0>/c<0>	"top" "memory" "inst3" "mc<0>" "inst18" "c<0>"
	w/<0>	b/<10>	mc<0>/c<10>	"top" "memory" "inst3" "mc<0>" "inst42" "c<0>"
	.	.	.	.
"libraryName1/Cellname2"				
id:	wordLine 220	bitLine 222	Logical Name 224	Instance Path 226
data:	w/<10>	b/<0>	mc<0>/c<0>	"top" "memory" "inst5" "mc<0>" "inst8" "c<0>"

FIGURE 1B

INVENTOR(S): James Daniel Merchant, Gordon Carskadon, Brian P. Evans, Jeffrey Scott Hunt, Anup  
Nayak, Andrew Wright

USSN: 09/684,160 ATTORNEY DOCKET #: CYPR-CD00055




FIGURE 2A





FIGURE 2B




FIGURE 2C

FIG. 1  
FIG. 2  
FIG. 3  
FIG. 4  
FIG. 5  
FIG. 6  
FIG. 7  
FIG. 8  
FIG. 9  
FIG. 10  
FIG. 11  
FIG. 12  
FIG. 13  
FIG. 14  
FIG. 15  
FIG. 16  
FIG. 17  
FIG. 18  
FIG. 19  
FIG. 20  
FIG. 21  
FIG. 22  
FIG. 23  
FIG. 24  
FIG. 25  
FIG. 26  
FIG. 27  
FIG. 28  
FIG. 29  
FIG. 30  
FIG. 31  
FIG. 32  
FIG. 33  
FIG. 34  
FIG. 35  
FIG. 36  
FIG. 37  
FIG. 38  
FIG. 39  
FIG. 40  
FIG. 41  
FIG. 42  
FIG. 43  
FIG. 44  
FIG. 45  
FIG. 46  
FIG. 47  
FIG. 48  
FIG. 49  
FIG. 50  
FIG. 51  
FIG. 52  
FIG. 53  
FIG. 54  
FIG. 55  
FIG. 56  
FIG. 57  
FIG. 58  
FIG. 59  
FIG. 60  
FIG. 61  
FIG. 62  
FIG. 63  
FIG. 64  
FIG. 65  
FIG. 66  
FIG. 67  
FIG. 68  
FIG. 69  
FIG. 70  
FIG. 71  
FIG. 72  
FIG. 73  
FIG. 74  
FIG. 75  
FIG. 76  
FIG. 77  
FIG. 78  
FIG. 79  
FIG. 80  
FIG. 81  
FIG. 82  
FIG. 83  
FIG. 84  
FIG. 85  
FIG. 86  
FIG. 87  
FIG. 88  
FIG. 89  
FIG. 90  
FIG. 91  
FIG. 92  
FIG. 93  
FIG. 94  
FIG. 95  
FIG. 96  
FIG. 97  
FIG. 98  
FIG. 99  
FIG. 100

TITLE: METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION BITS FROM A SCHEMATIC

INVENTOR(S): James Daniel Merchant, Gordon Carskadon, Brian P. Evans, Jeffrey Scott Hunt, Anup Nayak, Andrew Wright

USSN: 09/684,160 ATTORNEY DOCKET #: CYPR-CD00055



6/16




FIGURE 2D



7/16




FIGURE 2E





8/16




FIGURE 3A




FIGURE 3B





FIGURE 3C



11/16

D




FIGURE 3D





FIGURE 4A




FIG.  
BY  
TITLE: METHOD AND SYSTEM FOR GENERATING A BIT ORDER DATA STRUCTURE OF CONFIGURATION BITS FROM A SCHEMATIC

INVENTOR(S): James Daniel Merchant, Gordon Carskadon, Brian P. Evans, Jeffrey Scott Hunt, Anup Nayak, Andrew Wright

USSN: 09/684,160 ATTORNEY DOCKET #: CYPR-CD00055

13/16




FIGURE 4B

```
254— begin c1 188 422
256— 1b<0>/mc<0>/c<0>
256— 1b<0>/mc<0>/c<1>
256— 1b<0>/mc<0>/c<2>
      spacer 8
      endWordLine 0
256— 1b<0>/mc<1>/c<0>
256— 1b<0>/mc<1>/c<1>
256— 1b<0>/mc<1>/c<2>
      spacer
      endWordLine 1
256— cm<1>/crcfg<2>/c<0>
256— cm<1>/crcfg<2>/c<1>
256— cm<1>/crcfg<2>/c<2>
256— cm<1>/crcfg<2>/c<3>
258 end c1
260 inst c1 c100 0 0
260 inst c1 c101 0 1
260 inst c1 c102 0 2
260 inst c1 c103 0 3
260 inst c1 c110 1 0
```

FIGURE 4C





FIGURE 5





16/16




FIGURE 6